Principal Digital Hardware Engineer developing products and systems for the test and measurement industry in Austin, TX. Opportunity to expand digital design skills throughout the product lifecycle.
Responsibilities
Collaborate with multi-disciplinary hardware engineering teams to develop test and measurement products.
Own all aspects of digital board level design, including schematic entry, PCB stack-up, layout guidelines, signal integrity simulations, and prototype validation.
Develop and execute plans for prototype hardware bring-up and board level validation.
Be the voice of digital design in project meetings by estimating level of effort for design tasks, providing input on status of work, and proactively raising technical concerns.
Requirements
Must be a US Citizen or Green Card Holder
Minimum Bachelor's degree in Electrical, Computer, or Software Engineering, or a related discipline.
Minimum 5 years relevant engineering experience in digital hardware design.
Strong high-speed design fundamentals, including signal integrity, crosstalk, impedance control, EMI, and PCB stack-up.
Experience with clocking architectures, including clock tree design, PLL configuration, and jitter analysis and mitigation techniques for high-speed digital systems.
Experience designing and validating high-speed interfaces (DDR, PCIe, JESD204, Ethernet).
Proficient in using lab tools such as oscilloscopes, TDRs, VNAs, logic analyzers, etc.
Hands-on experience with EDA tools for schematic capture and PCB layout
Experience writing and executing test plans to verify board level digital circuits and bringing up prototype hardware.
Exceptional problem-solving skills with the ability to analyze complex technical challenges.
Strong verbal and written communication skills, with the ability to articulate technical ideas to diverse stakeholders.
Located within a commutable distance to NI’s offices in Austin, TX, or willing to relocate.
Benefits
We provide a market leading 401(k) and profit-sharing plan
A variety of medical insurance plans, with dental and vision coverage
Family formation benefits in addition to paid parental leave (maternal and paternal)
Employee Assistance Program
Tuition reimbursement
Employee resource groups
Recognition
Flexible time off plans, inclusive of vacation, holiday and sick leave
Senior Metering Engineer providing technical insight into metering for renewable energy projects. Collaborating on metering systems design, testing, and reporting across AES's renewable power plants.
Senior Voice Engineer responsible for building scalable, automated voice experiences in Salesforce contact center platforms. Focused on supporting global operations and enhancing customer interactions.
EHS Engineer overseeing safety procedures and audits in multi - brand elevator services. Ensuring compliance and continuous improvement in national and regional operations.
Engineer at REV Fire developing robust engineering solutions for Fire Apparatus. Responsible for design, analysis, and manufacturing support of fire vehicles in Ephrata, PA.
Process Engineer supporting manufacturing operations at DRS developing infrared and electro - optical solutions. Involved in design, evaluation, and improvement of products in a defense technology company.
Aero Thermal Fluids Engineer II designing and testing power plants, aircraft, and parts. Collaborating on thermal analysis and technical reports in aerospace engineering.
Simulation Engineer developing and evaluating simulation models for automated material - handling systems at Dematic. Collaborating with various teams and supporting project deliverables in a hybrid work environment.
Substation Engineer III designing substations for power infrastructure transformation at Qualus. Collaborating on engineering standards and specifications to enhance electrical systems.
Project Engineer providing leadership for diverse continuous improvement projects impacting BGS engineering. Working with a geographically diverse team and using project management methodologies for success throughout.
EDA Software R&D Engineer developing algorithms for RTL synthesis and digital logic optimization. Collaborating with teams to enhance hardware design productivity with innovative software solutions.