Physical Design Engineer at Intel's Neuromorphic Computing Lab ensuring designs meet performance targets. Collaborating with RTL designers and writing scripts for physical design tools.
About the role
- Chip Design Engineer developing RISCV Core for network accelerators in Beer Sheva/Tel-Aviv. Collaborating with global teams on chip design and micro-architecture under challenging constraints.
Responsibilities
- Join Beer-Sheva/Tel-Aviv group, working on design in developing RISCV Core for network accelerators.
- Design of chip blocks/entities according to specifications under challenging constraints and with high orientation to power, area and performance.
- Daily work will involve design and might involve any or all aspects of chip development including design and micro-architecture.
- Work closely with firmware, software and other groups around the globe.
Requirements
- B.SC./M.SC. or equivalent experience in Electrical Engineering/Communication Engineering/Computer Engineering
- 5+ years of validated experience in RTL Frontend ASIC design (Chip Design)
- High Level of English
- Experience in RTL Frontend ASIC Design
- Knowledge in Verilog
- Experience with physical design aspects.
Benefits
- NVIDIA is widely considered to be one of the technology world’s most desirable employers.
- We will ensure that individuals with disabilities are provided reasonable accommodation to participate in the job application or interview process, to perform essential job functions, and to receive other benefits and privileges of employment.
Job title
Job type
Experience level
Salary
Not specified
Degree requirement
Location requirements
Mechanical Engineer calculating and designing HVAC solutions at Aurecon. Working on projects related to sustainability, digital, and infrastructure.
Senior Mechanical Engineer leading mechanical engineering design for detailed engineering projects at BESTECH. Collaborating with multidisciplinary teams and managing smaller projects in a hybrid setting.
Electro - Mechanical Design Engineer responsible for maintaining the design of low voltage Transfer Switch equipment. Collaborating with cross - functional teams and conducting design reviews and testing in Morristown, NJ.
Staff Physical Design Engineer at PowerLattice implementing advanced SoC designs. Collaborating on floorplanning, routing, and physical verification for next - gen chiplet solutions.
Principal Digital Design Engineer at PowerLattice driving microarchitecture and design of complex digital systems for next - gen AI chips. Hands - on role blending technical leadership with RTL development in hybrid setting.
Senior or Staff Analog IC Designer developing analog and mixed - signal circuits for groundbreaking chiplet solutions at PowerLattice. Collaborating with cross - functional teams to deliver robust designs.
Design Engineer involved in solar, wind, and energy storage projects in Thailand. Conducting assessments, preparing layouts, and supporting project execution with a focus on technical designs.
Mechanical Design Engineer developing propulsion components at Pangea Propulsion. Focusing on performance and manufacturability for advanced space propulsion systems.
Turbomachinery Mechanical Design Engineer at Pangea Aerospace developing rocket engine components. Responsible for leading design and development of advanced turbopump systems in a hybrid environment.