Principal Digital Design Engineer at PowerLattice driving microarchitecture and design of complex digital systems for next-gen AI chips. Hands-on role blending technical leadership with RTL development in hybrid setting.
Responsibilities
Define microarchitecture for complex digital blocks and subsystems
Actively contribute to RTL development for key components
Drive design tradeoffs across performance, power, area (PPA), and testability
Write, review, and integrate high-quality RTL
Lead block- and chip-level integration, resolving interface and system issues
Ensure RTL is optimized for synthesis, timing, and physical design
Work on scan insertion, test architecture, and coverage closure
Perform, review and debug logic equivalence checking (LEC) results between RTL and netlists
Define and validate timing constraints (SDC) and complete timing closure
Drive and implement timing and functional ECOs as needed
Drive signoff readiness including lint, CDC/RDC, synthesis, LEC, and timing checks
Ensure designs meet functional, timing, power, and test requirements
Support silicon bring-up, debug, and root-cause analysis
Work closely with verification, physical design, DFT, and firmware teams
Align design decisions with verification plans and implementation
Requirements
Bachelor's or master's degree in electrical engineering, Computer Engineering, or related field
10+ years of experience in digital design with significant hands-on RTL development
Proven track record of delivering complex SoC or subsystem designs to tapeout
Strong expertise in:
- RTL design and microarchitecture
- SoC integration and standard interfaces
- Hands-on experience with back-end flows, including:
- Scan insertion and DFT (scan, MBIST, test coverage)
- Logic equivalence checking (LEC)
- Static timing analysis (STA) and timing closure
- Timing constraint development and debug (SDC)
Solid understanding of:
- Clocking, resets, CDC/RDC, and low-power design
- Synthesis and physical design implications
Experience with industry-standard EDA tools (Synopsys, Cadence)
Experience with low-power methodologies (UPF/CPF)
Strong debugging and problem-solving skills.
Benefits
Competitive salary
Stock option grant
Comprehensive benefits package including health, dental, vision, and 401(k)
Senior Mechanical Engineer leading mechanical engineering design for detailed engineering projects at BESTECH. Collaborating with multidisciplinary teams and managing smaller projects in a hybrid setting.
Electro - Mechanical Design Engineer responsible for maintaining the design of low voltage Transfer Switch equipment. Collaborating with cross - functional teams and conducting design reviews and testing in Morristown, NJ.
Staff Physical Design Engineer at PowerLattice implementing advanced SoC designs. Collaborating on floorplanning, routing, and physical verification for next - gen chiplet solutions.
Senior or Staff Analog IC Designer developing analog and mixed - signal circuits for groundbreaking chiplet solutions at PowerLattice. Collaborating with cross - functional teams to deliver robust designs.
Design Engineer involved in solar, wind, and energy storage projects in Thailand. Conducting assessments, preparing layouts, and supporting project execution with a focus on technical designs.
Mechanical Design Engineer developing propulsion components at Pangea Propulsion. Focusing on performance and manufacturability for advanced space propulsion systems.
Turbomachinery Fluidic Design Engineer contributing to design and optimization of propulsion systems. Working in multidisciplinary teams to deliver turbomachinery meeting stringent mission requirements.
Turbomachinery Mechanical Design Engineer at Pangea Aerospace developing rocket engine components. Responsible for leading design and development of advanced turbopump systems in a hybrid environment.