Physical Design Engineer at Intel's Neuromorphic Computing Lab ensuring designs meet performance targets. Collaborating with RTL designers and writing scripts for physical design tools.
About the role
- Principal High-Speed Digital Electronics Engineer joining Leonardo to develop the GCAP radar in Edinburgh or Newcastle. Collaborating in a multi-disciplinary team and driving innovation in high-speed digital electronics.
Responsibilities
- Your Impact At Leonardo, we’re bringing together some of the brightest engineering minds to develop the GCAP radar, and we’re looking for experienced Principal High‑Speed Digital Electronics Engineers to join us in Edinburgh or Newcastle.
- This is more than a role—it’s an opportunity to step into a growing programme at a pivotal moment.
- You’ll be embedded within a multi‑disciplinary delivery team, taking concepts from early requirements right through to final delivery.
- Every day, you’ll see the direct impact of your expertise as part of a high‑performing team driving innovation at pace.
Requirements
- Design cutting‑edge high‑speed digital PCBs , incorporating state‑of‑the‑art FPGAs, microprocessors, and complex interconnects.
- Lead hardware development across the full lifecycle —from early requirements analysis and design to testing, integration, acceptance, and customer delivery.
- Produce clear, accurate technical documentation , maintaining configuration control and providing insight through plans and progress updates.
- Collaborate with engineers across disciplines as you solve real integration challenges within sophisticated systems.
- Apply your technical foundation , ideally grounded in a degree such as Electrical & Electronic Engineering, Physics, or a related field (BSc, BEng, MSc, MEng, PhD, EngD).
- Translate system‑level requirements into robust hardware designs , working with clarity and precision.
- Use your schematic capture expertise to bring designs to life.
- Design high‑speed serial communication links , drawing on your understanding of relevant protocols and architectures.
- Integrate hardware, firmware, and software —bringing microprocessor‑based systems onto bespoke hardware platforms.
- Take a methodical, process‑driven approach to the entire design lifecycle.
- Debug, test, and verify your designs , supporting system commissioning and making sure everything works seamlessly.
Benefits
- Time to Recharge: Enjoy generous leave with the opportunity to accrue up to 12 additional flexi-days each year.
- Secure your Future: Benefit from our award-winning pension scheme with up to 15% employer contribution.
- Your Wellbeing Matters: Free access to mental health support, financial advice, and employee-led networks championing inclusion and diversity (Enable, Pride, Equalise, Armed Forces, Carers, Wellbeing and Ethnicity).
- Rewarding Performance: All employees at management level and below are eligible for our bonus scheme.
- Never Stop Learning: Free access to 4,000+ online courses via Coursera and LinkedIn Learning.
- Refer a friend: Receive a financial reward through our referral programme.
- Tailored Perks: Spend up to £500 annually on flexible benefits including private healthcare, dental, family cover, tech & lifestyle discounts, gym memberships and more.
- Flexible working: Flexible hours with hybrid working options.
Job title
Job type
Experience level
Salary
Not specified
Degree requirement
Location requirements
Mechanical Engineer calculating and designing HVAC solutions at Aurecon. Working on projects related to sustainability, digital, and infrastructure.
Senior Mechanical Engineer leading mechanical engineering design for detailed engineering projects at BESTECH. Collaborating with multidisciplinary teams and managing smaller projects in a hybrid setting.
Electro - Mechanical Design Engineer responsible for maintaining the design of low voltage Transfer Switch equipment. Collaborating with cross - functional teams and conducting design reviews and testing in Morristown, NJ.
Staff Physical Design Engineer at PowerLattice implementing advanced SoC designs. Collaborating on floorplanning, routing, and physical verification for next - gen chiplet solutions.
Principal Digital Design Engineer at PowerLattice driving microarchitecture and design of complex digital systems for next - gen AI chips. Hands - on role blending technical leadership with RTL development in hybrid setting.
Senior or Staff Analog IC Designer developing analog and mixed - signal circuits for groundbreaking chiplet solutions at PowerLattice. Collaborating with cross - functional teams to deliver robust designs.
Design Engineer involved in solar, wind, and energy storage projects in Thailand. Conducting assessments, preparing layouts, and supporting project execution with a focus on technical designs.
Mechanical Design Engineer developing propulsion components at Pangea Propulsion. Focusing on performance and manufacturability for advanced space propulsion systems.
Turbomachinery Mechanical Design Engineer at Pangea Aerospace developing rocket engine components. Responsible for leading design and development of advanced turbopump systems in a hybrid environment.