EDA Tools Software Engineer at Intel focusing on innovative software tool development for hardware design processes. Collaborating with cross-functional teams to enhance technology solutions.
Responsibilities
Design, develop, and debug Fill components of Process Design Kits (PDKs)
Provide algorithmic solutions using tools such as Calibre, ICV, and Pegasus to address density deficiencies and ensure manufacturability compliance
Collaborate with process developers, design rule owners, and end users to define requirements and implement state-of-the-art solutions
Automate workflows to enhance efficiency, accuracy, and deployment across design teams
Develop comprehensive test cases and systems to validate software tools and ensure seamless integration with various design methodologies
Innovate and drive advancements in EDA tools and methodologies to meet the evolving needs of Intel's technology ecosystem
Partner with cross-functional teams and external EDA vendors to define and implement new tool features and methodologies
Maintain documentation, including training materials and user guides, to support customers and ensure robust deployment
Requirements
Bachelor's degree in Electrical Engineering, Computer Engineering, or a related field with 6+ years of relevant experience OR Master's degree with 3+ years of relevant experience
Proficiency in scripting languages such as Python, Tcl, or Perl for automation
Expertise in EDA tools, including Calibre, ICV, or Pegasus, with strong skills in developing and debugging rule decks (e.g., SVRF/TVF, PXL, PVL/PVTCL)
Solid understanding of semiconductor device physics, process technology, and design rules
Experience in developing algorithmic solutions for physical design challenges in advanced manufacturing nodes
Strong knowledge of Unix/Linux platforms and computing environments
Experience with advanced physical verification techniques, including DRC, and density/fill modules
Familiarity with custom layout tools such as Cadence Virtuoso or Synopsys Custom Designer
Deep understanding of technology scaling challenges and their impact on physical design rules
Asset Engineer providing expertise for lab and process equipment in CAR - T therapy. Supporting commissioning and qualification in clinical and commercial cell therapy manufacturing in Belgium.
Power Studies Engineer at EVS supporting advanced electrical system modeling and analysis across utility projects. Collaborating with teams to deliver high quality power system studies.
Project Engineer at Honeywell designing and delivering turbomachinery control systems. Engage in full project lifecycle, collaborating across teams to ensure operational efficiency and client satisfaction.
Memory Systems Firmware Development Engineer tasked with designing and implementing firmware for Intel's memory subsystems. Collaborating with cross - functional teams to enhance memory technology and ensure product innovation.
Engineer III responsible for designing control systems for high voltage substation projects. Collaborating with engineering teams to deliver technical solutions and project support.
Senior Environmental Engineer leading hazardous building materials assessments and Phase I/II Environmental Site Assessments in environmental consulting. Collaborating with local teams in Nova Scotia and Atlantic Canada.
Sr. Principal PIC Development Engineer overseeing the design and development of Infinera’s Photonic Integrated Circuits products. Collaborating cross - functionally to manage project budgets and schedules.
Care Engineer delivering technical support for Nokia's NPC and CSD systems, ensuring reliability and performance. Collaborating with customers and global teams for problem resolution.
Business Engineer developing client relationships for ABGi Technology while overseeing a team of consultants. Focused on sales growth and client engagement.
Commercial Refrigeration Engineer troubleshooting and resolving refrigeration systems for clients. Providing service and maintenance while developing knowledge in industrial systems with a mobile work structure.