Onsite Logic Design Intern, FPGA Design Verification

Posted 6 days ago

Apply now

About the role

  • Intern working alongside engineers to design, verify, and validate FPGA solutions at Teradyne. Gaining hands-on experience with modern methodologies and industry-standard tools.

Responsibilities

  • Work alongside experienced design and verification engineers to help design, verify, and validate FPGA-based solutions.
  • Provides hands-on exposure to real engineering challenges, modern verification methodologies, and industry-standard tools.

Requirements

  • Currently enrolled in a BS or MS degree program in Electrical Engineering or Computer Engineering.
  • BS students must be at Junior or Senior standing with a minimum GPA of 3.2.
  • MS students must also maintain a minimum GPA of 3.2.
  • Coursework must include: FPGA design using Verilog, SystemVerilog, or another HDL.
  • FPGA verification using Verilog, SystemVerilog, or another HDL.
  • Excellent written and verbal communication skills.
  • Ability to thrive in a fast-paced engineering environment.
  • Strong self-starter mindset with the ability to identify gaps in knowledge and proactively seek answers.
  • Must be available to work on-site at the North Reading, Massachusetts office.
  • Must be available to work during the summer break (May–September 2026), based on school schedule.

Benefits

  • Health insurance
  • 401(k) matching
  • Flexible work hours

Job title

Logic Design Intern, FPGA Design Verification

Job type

Experience level

Entry level

Salary

$26 - $47 per hour

Degree requirement

Bachelor's Degree

Location requirements

Report this job

See something inaccurate? Let us know and we'll update the listing.

Report job