SOC Design Engineer developing logic design and RTL for AI System on Chips at Intel. Focused on integration, architecture definition, and design qualifications on semiconductor innovations.
Responsibilities
Develops the logic design, register transfer level (RTL) coding, simulation, and integrates the compute IP block for AI SoCs at the full-chip level.
Participates in the definition of architecture and microarchitecture features of the block being designed.
Qualifies the design through static design quality checks like lint, CDC, RDC, etc.
Applies various strategies, tools, and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, timing goals, and design integrity for physical implementation.
Reviews the verification plan and implementation to ensure design features are verified correctly across verification hierarchies.
Drives unit level verification, resolves and implements corrective measures for failing RTL tests to ensure correctness of features.
Requirements
8+ years of experience in/with Verilog/SystemVerilog
Microarchitecture
Modern design techniques and energy-efficient/low power logic design and power analysis
Computer Architecture
5+ years of experience with SoC design and integration
experience in multiple tape-outs reaching production with first pass silicon
Senior Design Engineer at Beast Code transforming design into standards and empowering teams for consistent user experiences. Collaborating closely with design and engineering teams for a mature design system.
Senior Signal Integrity Hardware Engineer developing products throughout the lifecycle for Test and Measurement industry. Engaging with multidisciplinary teams to ensure successful product development.
Avionics Design Engineer developing electronic systems for the next generation of drone technology. Collaborating on avionics architecture design, integration, and testing processes within a dedicated team.
Aircraft Design Engineer involved in UAV systems development for INFINTEQ. Collaborating across disciplines to design and prototype innovative airborne technologies.
Structures and Payload Design Engineer developing and integrating passenger seat systems for Boeing commercial aircraft. Collaborating with engineering teams and managing supplier relationships for compliance and certification.
Electrical Design Engineer designing and developing support equipment for military rotorcraft systems. Collaboration with stakeholders and project management for hardware build and delivery.
DFT Design Engineer responsible for DFT technologies in chip design at NVIDIA. Collaborating with diverse teams for defining, coding, and integrating DFT components.
Mechanical Engineer designing radar systems for LeoLabs, focusing on aerospace and national security issues. Requires collaboration, hands - on prototyping, and component design in Menlo Park, CA.
Mechanical Engineer assisting in the development of Semiconductor Test Systems at Teradyne. Engaging in testing, design, and validation using SolidWorks in a collaborative team environment.