Participate in IP level architectural definition including micro-architecture definition
Perform RTL design using Verilog HDL, with an emphasis on performance and area
Implement multi-power and low-power designs
Analyze and resolve Lint and Clock/Reset Domain crossing issues in the design
Collaborate with verification team on test plan development, debugging, and coverage closure
Collaborate with physical design team on constraint generation, timing closure analysis, formal verification, low power checks using UPF/CPF flows and ECO implementation
Support system level validation efforts on FPGA/emulation
Support silicon bring-up and debug efforts
Requirements
BS+12 Years of relevant industry experience
Advanced degree preferred
Must have strong Logic Design, RTL coding (Verilog HDL) and debugging skills
Must have an understanding of low power design and validation techniques including UPF/CPF
Must be familiar with design constraint generation, logic synthesis, timing closure analysis and Clock/Reset domain crossing checks
Must be able to assist in silicon and FPGA debug and bring-up
Experience with ARM CPUs, Memory controllers, I2C, SPI, UART, APB, AHB, AXI
Experience with Digital Signal Processing designs, usage of Matlab and Simulink, Scripting languages (Python, perl/tcl), Mixed signal design
Mechanical Engineer working on mechanical service projects from feasibility to construction stages. Ensuring compliance with industry regulations and building services standards in a hybrid work environment.
Mechanical Engineer focusing on HVAC and plumbing systems for data centers. Role involves design, construction activities, and leading projects in a collaborative environment in Overland Park, KS.
Mechanical Engineer focusing on HVAC and plumbing systems for data centers. Lead engineering design and support various administrative and support spaces while utilizing innovative solutions.
Senior Mechanical Engineer at Black & Veatch focusing on water & wastewater treatment solutions. Providing technical guidance, managing engineering teams, and ensuring quality standards are met.
Mechanical Engineer delivering innovative engineering proposals for the Royal New Zealand Navy fleet. Collaborating with project managers and stakeholders to ensure projects meet quality and safety standards.
Mechanical Design Engineer developing and optimizing mechanical modules for vehicle diagnostics at AVL DiTEST. Creating 2D/3D designs and ensuring pilot production readiness.
Senior ASIC Design Engineer in NVIDIA's Switch Silicon team developing groundbreaking high - speed communication devices. Responsible for RTL implementation and collaboration with cross - functional engineering teams.
Senior ASIC Physical Design Engineer at NVIDIA responsible for the design of CPU on - chip interconnect networks and collaborating with logic design teams. Contributing to next - generation coherent interconnects and system - level caches.
Physical Design Engineer for NVIDIA, working on GPU and Mobile chips designs with EDA tools. Involves floorplanning, optimization, and troubleshooting in a collaborative environment.
Senior Layout Mask Design Engineer designing custom SRAMs for NVIDIA's future chips in advanced process technologies. Collaborating with teams on performance verification and layout methodologies.