A role in physical design for NVIDIA GPU and Mobile chips.
Participate in various aspects of physical design, including full chip floorplanning, power/clock distribution, timing optimization, place & route, timing closure, power/signal integrity analysis, and physical verification.
Troubleshoot a wide variety of design and flow complicated issues, and apply proactive intervention.
Collaborate with RTL, DFT and Circuit designers to ensure high quality of design implementation.
Requirements
BS in Engineering or Science or equivalent experience.
Power user of EDA tools from Synopsys (ICC2/FC/PT/STAR-RC), Cadence (EDI/Innovus/Voltus).
Experience in Clock/Power Distribution, P&R, Timing closure, RC Extraction, and verification on advanced technology nodes.
2+ years of experience in above areas.
MS in Engineering or Science is a plus.
Knowledge in FinFET technology, circuit design, and package design.
Experience in physical verification tools from Synopsys (ICV) or Mentor (Calibre).
Proficiency in Perl, Python, TCL and Makefile scripts.
Senior ASIC Design Engineer in NVIDIA's Switch Silicon team developing groundbreaking high - speed communication devices. Responsible for RTL implementation and collaboration with cross - functional engineering teams.
Senior ASIC Physical Design Engineer at NVIDIA responsible for the design of CPU on - chip interconnect networks and collaborating with logic design teams. Contributing to next - generation coherent interconnects and system - level caches.
Senior Layout Mask Design Engineer designing custom SRAMs for NVIDIA's future chips in advanced process technologies. Collaborating with teams on performance verification and layout methodologies.
Mechanical Engineering Intern working on mechanical installations for hospitals and institutions. Assisting departments and collaborating on various projects under supervision in energy infrastructure.
Mechanical Engineering Intern preparing precision motion system drawings at PI. Gaining hands - on engineering experience while collaborating on the design of high - tech instruments.
Specialist OSP Design Engineer at AT&T designing, evaluating, and implementing network strategies for future growth. Requires in - office presence in N Charleston, South Carolina.
Digital Design Engineer at semify specializing in ASICs and FPGAs. Collaborating with clients, optimizing designs and implementing verification methodologies for high - quality digital solutions.
Senior EC&I Design Engineer leading EC&I design for critical defence projects at Babcock. Mentor and coach engineers while ensuring compliance with industry legislation.
Civil Engineering Team Leader overseeing design projects for DOT and local agencies at Lochmueller Group. Fostering teamwork and managing client relationships for project success.
Mechanical Engineer making an impact through facility design and engineering excellence at Milhouse Engineering & Construction. Join our talent community to stay connected with new opportunities.