NV
Senior ASIC Design Engineer in NVIDIA's Switch Silicon team developing groundbreaking high - speed communication devices. Responsible for RTL implementation and collaboration with cross - functional engineering teams.
About the role
- Participate in cutting edge Processor design in deep submicron technologies.
- Work as part of a global circuits team to design innovative circuits (digital, semi-custom and mixed-signal analog) for silicon correlation and noise mitigation.
- Collaborate and work closely with cross-functional teams to improve the performance, and reliability of NVIDIA's next generation products by performing detailed transistor-level analysis on the design.
- Drive the design and physical implementation of digital and/or mixed-signal analog circuit IPs for voltage and noise sensing using custom and automated tools.
- Create prototypes of patentable ideas on test chips and drive them to be deployed across the entire line of products.
- Be a mentor/technical lead for junior team members.
Requirements
- BSEE (or equivalent experience); MS preferred in Electrical or Computer Engineering with 8+ years of experience
- Good understanding of deep submicron process issues and digital circuit design techniques
- Familiarity/experience with analog and mixed-signal block design such as op-amp, comparator, ADC etc.
- Hands on experience running Spice simulations, EM/IR analysis, and static timing analysis/closure
- Experience with spice simulation for noise analysis, loop stability analysis, ac/dc/transient analysis, monte-carlo, etc.
Benefits
- equity
- benefits
Job title
Job type
Experience level
Salary
Degree requirement
Location requirements
Senior ASIC Physical Design Engineer at NVIDIA responsible for the design of CPU on - chip interconnect networks and collaborating with logic design teams. Contributing to next - generation coherent interconnects and system - level caches.
NV
NVIDIAPhysical Design Engineer
Physical Design Engineer for NVIDIA, working on GPU and Mobile chips designs with EDA tools. Involves floorplanning, optimization, and troubleshooting in a collaborative environment.
Senior Layout Mask Design Engineer designing custom SRAMs for NVIDIA's future chips in advanced process technologies. Collaborating with teams on performance verification and layout methodologies.
Mechanical Engineering Intern working on mechanical installations for hospitals and institutions. Assisting departments and collaborating on various projects under supervision in energy infrastructure.
PG
PI (Physik Instrumente) GroupMechanical Engineering Internship
Mechanical Engineering Intern preparing precision motion system drawings at PI. Gaining hands - on engineering experience while collaborating on the design of high - tech instruments.
AT
Specialist OSP Design Engineer at AT&T designing, evaluating, and implementing network strategies for future growth. Requires in - office presence in N Charleston, South Carolina.
Digital Design Engineer at semify specializing in ASICs and FPGAs. Collaborating with clients, optimizing designs and implementing verification methodologies for high - quality digital solutions.
BG
Babcock International GroupSenior EC&I Design Engineer
Senior EC&I Design Engineer leading EC&I design for critical defence projects at Babcock. Mentor and coach engineers while ensuring compliance with industry legislation.
MI
Milhouse Engineering and Construction, Inc.Mechanical Engineer
Mechanical Engineer making an impact through facility design and engineering excellence at Milhouse Engineering & Construction. Join our talent community to stay connected with new opportunities.