Layout Engineer developing GDS layouts for quantum circuits in a hybrid environment. Collaborating with cross-functional teams to maintain layout methodologies and ensure manufacturability.
Responsibilities
Own: Generate fabrication-ready GDS mask layouts for lithographic patterning of quantum circuits, ensuring precision, clarity and alignment with process capabilities.
Standardise: Develop and maintain internal layout methodologies and design processes that drive consistency, reliability and traceability across projects and mask generations.
Collaborate: Work cross-functionally with quantum, nanofabrication, RF and mechanical engineers to translate component concepts into manufacturable layouts, contributing actively to feasibility and design discussions.
Build: Create and curate a scalable, reusable component library, consolidating existing assets into a unified, evolving PDK-like framework.
Validate: Define, expand and maintain robust DRC and LVS sign-off flows, including custom rule development for non-standard devices and research-oriented fabrication processes.
Automate: Develop and refine layout workflows using tools such as KLayout, L-Edit, Cadence, Synopsys or Qiskit Metal, leveraging Python scripting to streamline layout generation, integration and validation.
Improve: Identify opportunities to enhance layout robustness, efficiency and scalability, recommending new tools, methodologies and automation strategies.
Requirements
Design Experience: Experience with EDA and mask layout tools (e.g. KLayout, L-Edit or equivalent) to produce high-quality lithographic mask layouts for device fabrication.
Translate requirements: Experience of converting device and component design concepts into fabrication-ready GDS outputs, ensuring accuracy, clarity and manufacturability.
Validation: Able to apply design rules and execute robust DRC and LVS checks to ensure layouts meet process and integration requirements.
Automation: Demonstrable background in streamlining layout generation, verification and validation workflows.
Develop: Introduce and develop reusable component libraries or PDK-like frameworks.
Collaborative: Worked effectively across multidisciplinary teams to align design intent with physical implementation.
Documentation: Maintained clear documentation, version control and traceability of layout assets to support sign-off, reproducibility and process tracking.
Qualifications: Bring a BSc in a relevant STEM subject. or equivalent practical experience, demonstrating strong foundational technical knowledge.
EMSR engineer involved in automation and control system design for recycling technology. Focus on project execution and system optimization in a mechanical recycling setting.
Senior Palantir Engineer developing and managing key areas of the Palantir platform. Collaborating with cross - functional teams to enhance data - driven strategies in oil and gas operations.
Advanced Project Engineer at Honeywell providing technical leadership on engineering projects. Collaborating with teams to implement product strategies and develop program schedules.
Advanced Cyber Sec Engineer leading design and implementation of cybersecurity solutions at Honeywell. Collaborating with teams to enhance security measures and protect critical information.
RF Design Engineer designing and developing RF/Microwave product lines for aerospace and defense applications. Involved in critical components design, simulation, testing, and production support.
Ingénieur(e) en structure du bâtiment contribuant à des projets variés et passionnants chez EXP. Environnement de travail hybride avec bureaux à Montréal ou Longueuil.
Engineer in building management for technical supply systems in Wuppertal. Responsibilities include planning, monitoring, and optimizing production infrastructure with various technical systems.
Engineering intern in Water Business Line at Arcadis focusing on sustainable design projects. Responsibilities include evaluating, planning, and designing projects related to water and wastewater treatment in Houston, TX.