Senior Mask Layout Design Engineer at NVIDIA responsible for mixed-signal circuit designs. Working with diverse teams to integrate high-speed functions in VLSI products.
Responsibilities
Performing physical layout for mixed-signal functions like PLL's, high speed SerDes, Analog to Digital converters, ESD structures designs in groundbreaking sub-micron CMOS technologies using Cadence tools.
Work cross functionally with ASIC and mixed-signal engineers to customize designs for integration in VLSI products.
Take part in floor planning, custom layout and verifying against design rules and schematics.
Requirements
Have a BSEE or equivalent experience.
Minimum of 5+ years proven experience in Mask and Layout Design.
Deep understanding of analog circuit layout concepts in submicron CMOS technologies.
Authority with Cadence custom circuit design tools - particularly virtuoso.
Experience running and debugging with verification tools such as Dracula, Hercules, Calibre, and Primeyield.
Proficient in scripting languages like perl, python, skill etc.
Knowledge of DRC and LVS checking flows, ability to customize decks.
Benefits
NVIDIA is committed to fostering a diverse work environment and proud to be an equal opportunity employer.
Board Design Engineer designing complex printed circuit boards at Taara, a company focused on providing affordable internet connectivity solutions. Collaborating with cross - functional teams to achieve high - speed designs and ensure integrity.
Sr. Design Engineering Manager at Jabil, leading engineering teams and processes while ensuring strategic objectives. Overseeing operational metrics and driving performance for top brands.
Sr. Staff Product Design Engineer developing HAMR technology for next generation hard drive products. Analyzing data and guiding reliability improvement with strong team collaboration.
Mechanical Engineering Intern at Teradyne collaborating on electro - mechanical instrument designs. Contributing to innovative projects for electronics manufacturers in Agoura Hills, CA.
Phased Array RF Design Engineer at L3Harris, leading RF hardware design and development for space missions, mentoring engineers, and advancing technologies.
Mechanical Engineering Senior Associate at L3Harris developing innovative solutions for propulsion systems. Collaborating on high - pressure hardware design and integration in aerospace and defense sectors.
Thermal Design Engineer focusing on development and testing of spacecraft thermal management systems. Collaborating with cross - functional teams to ensure optimal heat management and system performance.
Senior Geartrain Design Engineer responsible for design and development of Ford’s next generation EV drivetrains. Collaborating within a geartrain and lubrication team from concept to production with validation involvement.
Senior Design Engineer overseeing technical project aspects in Rail Systems Engineering. Collaborating on designs and ensuring compliance for Transport for London and Network Rail.
Senior Mechanical Engineer leading mechanical design projects for sustainable buildings in Salt Lake City, UT or Denver, CO. Collaborating with teams and mentoring junior engineers in a hybrid work environment.