Associate Projects Engineer focused on datalink and networking solutions for Ovation control systems. Collaborating globally while providing technical support in design and troubleshooting.
About the role
- Seeking a CPU Core Formal Verification Engineer at Intel. Focus on verifying CPU architecture and micro-architecture changes through formal verification methods.
Responsibilities
- Technical ownership of formal verification of a microarchitecture block, methodology, or otherwise significant aspect of the P-Core CPU.
- Understand and contribute to micro-architecture specification and define the formal verification strategy for a significant portion of the design.
- Lead ROI analysis and recommend appropriate use of formal verification vs dynamic validation techniques for relevant parts of the CPU.
- Document formal test plans and drive technical reviews of plans and proofs with design and architecture teams.
- Post-silicon failure debug and sighting resolution.
- Mentor junior team members.
- Develop validation automation tools to accelerate execution.
- Collaborate on validation approach and strategy beyond immediate team.
- Work with global Formal verification experts and design teams within the organization.
Requirements
- Bachelors degree in Computer/Electrical Engineering or Computer Science and 3+ years of relevant work experience.
- Masters degree in Computer/Electrical Engineering or Computer Science and 2+ years of relevant work experience.
- PhD in Computer/Electrical Engineering or Computer Science with an emphasis on formal verification and 1+ years of relevant work experience.
- 1+ years of experience in/with computer architecture with emphasis on out of order processor execution, memory hierarchy, and memory management.
- Industry standard formal verification tools such as JasperGold, IFV, Questa Formal, VC Formal.
- Hardware modeling language, such as Verilog, VHDL, or System Verilog and industry standard logic simulation tools.
- Assertion writing, checker development, coverage analysis, failure debug, root cause analysis.
- Programming in at least one language: C/C++, Java, Specman E, OVM, UVM and familiarity with any of scripting languages: Perl, Python, Ruby, TCL.
Benefits
- competitive pay
- stock bonuses
- health
- retirement
- vacation
Job title
Job type
Experience level
Salary
Degree requirement
Tech skills
Location requirements
V&V Engineer within Emerson’s Test and Measurement Systems group developing products and systems for the test and measurement industry. Collaborate with global engineering teams throughout the product lifecycle in Austin, TX.
Network Engineer responsible for designing and optimizing fixed access networks in a leading telecommunications company. Involved in project planning, engineering, and implementation of fiber optics and last mile technologies.
Experienced Geotechnical Engineer responsible for analyzing and delivering geotechnical solutions in infrastructure projects. Collaborating with teams in Brisbane and other QLD locations.
Senior IAM Engineer providing hands - on technical leadership in identity platforms integrations at RELX. Ensuring IAM services are secure, resilient and audit ready across business units.
Data Engineer delivering high - performance data solutions for a leading technology and consulting company. Involves building scalable cloud platforms and enabling data - driven decisions.
Senior Electrical Engineer performing electrical engineering design and construction support functions in Oak Ridge office. Involves leading teams and conducting various engineering assessments.
Principal Authentication Services Engineer at 3M, leading IAM architecture and engineering initiatives. Expert in Zero Trust security and enterprise authentication solutions across a global environment.
Engineer I managing project design activities and supervising the design team in a collaborative environment. Delivering projects and liaising with UK/Ireland based customers in a flexible working culture.
Silicon Validation Engineer for HPE supporting validation of Slingshot ASIC products through chip - level testing. Collaborating with design and architecture teams to ensure ASIC functionality and performance.