Silicon Validation Engineer for HPE supporting validation of Slingshot ASIC products through chip-level testing. Collaborating with design and architecture teams to ensure ASIC functionality and performance.
Responsibilities
Develop, execute, and maintain chip‑level validation tests for HPE Slingshot NIC and switch ASICs, primarily using emulator‑based environments
Create object‑oriented Python test infrastructure and test cases that operate at the operating‑system and system‑integration level
Validate both HPE Slingshot–specific functionality and industry‑standard networking protocols
Debug functional, performance, and reliability issues uncovered during silicon validation, working closely with design, architecture, firmware, and software teams
Contribute to validation planning by identifying coverage gaps and proposing additional test scenarios within assigned areas
Support bring‑up activities for new ASIC revisions and platforms
Document validation results, defects, and lessons learned to improve future validation effectiveness
Participate in design reviews, validation reviews, and post‑silicon issue triage
Requirements
Bachelor’s or Master’s degree in Electrical Engineering, Computer Engineering, Computer Science, or equivalent experience
Typically 4–8 years of experience in VLSI validation, verification, or related silicon engineering roles
Proficiency with Python programming
Proficiency in object‑oriented programming
Experience writing tests for integrated circuits
Proficiency with Linux command‑line environments
Working knowledge of Verilog or other hardware description languages
Experience with ASIC silicon validation or post‑silicon testing
Working knowledge of high‑speed networking concepts and protocols (Ethernet, SERDES fundamentals)
Ability to independently execute validation tasks and debug complex technical issues
Strong written and verbal communication skills in English.
Ingenieur en efficacité énergétique chez NEPSEN supervisant des projets en performance énergétique de bâtiments. Contribuant à des audits, rénovations et pilotage de contrats de performance énergétique.
Advanced Device Development Engineer on Logic Technology Development team at Intel. Designing, executing, and analyzing semiconductor experiments in a collaborative and innovative environment.
Industrial Hygiene/Safety Engineer overseeing safety programs at Intel's semiconductor manufacturing sites in Penang. Protecting worker health and ensuring compliance with safety standards and regulations.
MVB Commercial Engineer at Rockwell Automation developing technical and commercial proposals for Medium Voltage solutions across APAC. Collaborating with global teams on bids and compliance.
Factory Project Commissioning Engineer at Lawo providing system solutions for global media production. Responsible for troubleshooting, customer support, and collaboration with internal teams in a fast - paced environment.
OMT HVM Equipment Engineer focusing on setting maintenance guidelines and enhancing equipment performance in Taichung/Taoyuan. Involved in repair systems, cost reduction, and new machine evaluations.
Engineer managing substances within Expleo's Manufacturing Engineering department. Leading projects on substance management and regulatory compliance while ensuring sustainable solutions.
Engineer focusing on energy network planning at E.DIS Netz GmbH. Collaborating on energy network expansion and feasibility studies for sustainable energy solutions.
Technical Services Escalation Engineer responsible for Tier III support and troubleshooting for Axis products. Collaborating with Tier II to resolve escalated issues while maintaining technical expertise in Axis solutions.
Modelling and Simulation Engineer for contractors at Stirling Dynamics supporting marine projects. Role involves model production, analysis, and algorithm definition predominantly based in Bristol office.