Architect next-generation digital subsystems and compute fabrics for 2.5D/3D microsystems—enabling scalable, high-bandwidth integration across AI, HPC, and wireless acceleration platforms.
Define and optimize architecture specifications, dataflows, and interconnect topologies (chiplet fabrics, NoCs, HBM, PCIe/CXL) across heterogeneous dies.
Collaborate with EDA, packaging, and system modeling teams to co-optimize digital architectures for performance, power, and reliability.
Lead system-level modeling and design-space exploration for AI and signal-processing workloads using simulation and prototyping frameworks.
Engage with industry partners and standards bodies (UALink, NVLink Fusion, UltraEthernet, CXL 3.x) to shape ecosystem directions.
Mentor internal design teams on RTL methodologies, IP integration, and verification best practices for multi-die systems.
Translate architectural innovations into roadmaps and reference designs, driving alignment between research, productization, and customer enablement.
Other related functions as assigned.
Requirements
Master’s of Science in Electrical or Computer Engineering.
12 years of experience in digital or system architecture for SoC/FPGA/ASIC designs, with strong exposure to AI, networking, or HPC accelerators.
Deep expertise in dataflow architectures, memory hierarchies, interconnects, and compute optimization.
Hands-on experience with RTL design/verification (SystemVerilog/VHDL), hardware-software co-design, and FPGA prototyping.
Proficiency in performance modeling and architectural trade-off analysis (SystemC, C++, or Python-based frameworks).
Strong cross-disciplinary collaboration—able to interface with packaging, EDA, and process engineering teams.
Proven record of delivering complex digital design programs from concept through execution.
Benefits
Competitive health benefits (employee premiums covered at 100%, family premiums at 50%)
Voluntary Vision, Dental, Life, and Disability insurance options
Generous paid vacation, sick time, and holidays
Teachers Retirement System of Texas, a defined benefit retirement plan, with 8.25% employer matching funds
Additional Voluntary Retirement Programs: Tax Sheltered Annuity 403(b) and a Deferred Compensation program 457(b)
Flexible spending account options for medical and childcare expenses
Robust free training access through LinkedIn Learning plus professional conference opportunities
Tuition assistance
Expansive employee discount program including athletic tickets
Free access to UT Austin's libraries and museums with staff ID card
Free rides on all UT Shuttle and Austin CapMetro buses with staff ID card
Architect maintaining architectural quality and compliance with client’s design vision for Bureau Veritas. Reviewing drawings and coordinating with teams for project success in Amaravathi, India.
CPU Micro - Architect responsible for designing high - performance architectures for mobile and computing devices at Samsung. Join the team to innovate in semiconductor technology and solutions.
Success Architect providing expertise for Salesforce products and assisting clients in maximizing business value using Salesforce. Responsible for overcoming technical and business challenges using best practices and expertise.
CMBU Architecture Director for DDR Memory at Micron Technology leading a high - performing engineering team. Responsible for defining DDR solutions focused on next generation datacenter systems.
CMBU Systems Architecture Engineer at Micron Technology defining optimized memory and storage solutions for AI training. Collaborating with industry partners and mentoring junior engineers.
CMBU Product Architecture Engineer defining optimized DRAM solutions for AI at Micron Technology. Collaborating with cross - functional teams and stakeholders in the semiconductor industry.
Senior Cloud Architect at ControlExpert shaping international cloud solutions with AWS expertise. Leading architecture analyses and collaborating closely with DevOps and SecOps teams.
Architecte SAP S/4HANA contribuant à la définition de modèles ERP pour la transformation digitale. Recherche un consultant en systèmes SAP pour un projet en phase de Discovery.
Domain Architect for Data at Airbus, designing architecture for digital solutions and collaborating across teams. Focusing on data - centric initiatives and complex IT products.
Design Engagement Lead working with A&D clients to solve problems through creative product design. Leading opportunities validation and telling the story of the Custom Studio.