High Speed AMS Design Engineer leading full-chip electrical specifications and circuit design for Cisco's silicon photonics team. Collaborating across teams to develop 100G/200G/400G optical solutions.
Responsibilities
Provide technical leadership in analog/mixed-signal design for Cisco's next generation silicon photonics driver integrated circuits for 100G/200G/400G per Lambda solutions.
Lead full-chip electrical specifications, circuit design, and verification test plans from concept through production, coordinating across electrical, optical, and product teams.
Author mixed-signal datapath designs including photonics modulator drivers, serializers, PLLs, TIAs and control circuits while optimizing for power, performance, testability, and cost.
Debug complex silicon and system-level issues during bring-up, and lab validation phases, driving yield enhancements and failure analysis.
Mentor and guide analog, digital, and validation engineers while collaborating with architecture and product teams on verification and testability strategies.
Requirements
Bachelors + 12 years of related experience, or Masters + 8 years of related experience, or PhD + 5 years of high-speed AMS design experience
Demonstrated expertise in high-speed optical transceiver design (modulator drivers, TIA, CDR, PLLs, ADC/DAC) and proficiency with industry standard tools (Cadence Virtuoso, Spectre, Caliber, SystemVerilog, Verilog-AMS)
Demonstrated ability to lead design teams through full tapeout cycle, making critical decisions with limited data and delivering successful silicon products
Proficiency in Python or C for design automation, scripting, and analytical tools
Benefits
medical, dental and vision insurance
a 401(k) plan with a Cisco matching contribution
paid parental leave
short and long-term disability coverage
basic life insurance
10 paid holidays per full calendar year
1 floating holiday for non-exempt employees
1 paid day off for employee’s birthday
paid year-end holiday shutdown
4 paid days off for personal wellness determined by Cisco
16 days of paid vacation time per full calendar year for non-exempt employees
flexible vacation time off program for exempt employees
80 hours of sick time off provided on hire date and each January 1st thereafter
optional 10 paid days per full calendar year to volunteer
VP Software Engineering at GM Financial responsible for technology implementation strategy and leading product teams in Agile environment. Championing technology modernization and driving operational excellence.
Engineering Supervisor responsible for driving delivery and execution of Resideo’s OnePortal web platform. Collaborating with teams to ensure high - quality, predictable delivery and leveraging AI - first development culture.
Senior Embedded Software Engineer for Audio Management frameworks within Ford’s next - generation infotainment products. Define technical roadmap and guide software teams for high - performance audio architectures.
Software Engineer designing and building systems for a banking platform and partner ecosystem. Collaborating across teams to enhance operational efficiency and enable new financial products.
Design Verification Lead driving ASIC design verification for silicon photonics at Cisco. Collaborating with teams to ensure high - performance networks and deployment of advanced optical solutions.
AI Product Engineer at Seerist, focusing on AI - driven insights for threat intelligence. Collaborating with product and engineering teams to create innovative solutions.
Senior Full Stack Developer designing scalable SaaS solutions and mentoring peers. Collaborating in a compliant environment and driving technical architecture at Trevor Frances Recruitment.
Lead Data Engineer at Canada Life overseeing a team and developing data products for analytics initiatives. Collaborating with business teams to optimize data usage and support initiatives.
MDM Developer responsible for designing, developing, and maintaining Master Data Management solutions. Collaborating with business stakeholders to ensure critical business data accuracy and governance.