SoC Physical Design Engineer involved in cutting edge ASIC implementation for Network Infrastructure at Nokia. Working on latest technology nodes to develop best in class ASICs optimized for power, performance, and area metrics.
Responsibilities
Perform physical implementation steps including floor planning, place and route, power/clock distribution, physical verification and timing closure at block level as well as full chip
Work with logic designers & Hardware team to drive feasibility studies and explore design trade-off for physical design closure
Perform technical evaluations of IP vendors, process nodes and provide recommendations
Develop physical design methodologies and automation scripts for various implementation steps from Synthesis to GDSII
Perform static timing analysis, create timing constraints and validation, critical path analysis, timing closure and timing sign-off
Requirements
5+ years of experience in ASIC physical design flow and methodologies in 3/5 and 7nm process nodes
Has solid knowledge of full design cycle from RTL to GDSII and understanding of underlaying concepts of IC design, implementation flows and methodologies for deep submicron design
Experience with EDA Place & Route tools like Fusion Compiler or Innovus or similar tools and Timing tools like Primetime or similar
Scripting experience in TCL, python or Perl
Candidates must have a bachelor's degree or higher in Electrical/Electronics and Communication/VLSI/Microelectronics with very good academics
Benefits
Nokia offers continuous learning opportunities
Well-being programs to support you mentally and physically
Opportunities to join and get supported by employee resource groups
Mentoring programs
Highly diverse teams with an inclusive culture where people thrive and are empowered
Associate Mechanical Engineer at L3Harris providing engineering support for product development and existing products. Translating requirements into specifications, testing, and collaborating with designers.
Forensic Mechanical Engineer investigating failures and damage to HVAC and MEP systems. Working remotely with occasional office presence in Sugar Land, Texas.
Installation Design Engineer at Expleo developing installation procedures and optimizing industrial processes. Working in a hybrid environment in Belgium with a focus on the Defence industry.
Board Design Engineer designing complex printed circuit boards at Taara, a company focused on providing affordable internet connectivity solutions. Collaborating with cross - functional teams to achieve high - speed designs and ensure integrity.
Sr. Design Engineering Manager at Jabil, leading engineering teams and processes while ensuring strategic objectives. Overseeing operational metrics and driving performance for top brands.
Sr. Staff Product Design Engineer developing HAMR technology for next generation hard drive products. Analyzing data and guiding reliability improvement with strong team collaboration.
Mechanical Engineering Intern at Teradyne collaborating on electro - mechanical instrument designs. Contributing to innovative projects for electronics manufacturers in Agoura Hills, CA.
Phased Array RF Design Engineer at L3Harris, leading RF hardware design and development for space missions, mentoring engineers, and advancing technologies.
Mechanical Engineering Senior Associate at L3Harris developing innovative solutions for propulsion systems. Collaborating on high - pressure hardware design and integration in aerospace and defense sectors.
Thermal Design Engineer focusing on development and testing of spacecraft thermal management systems. Collaborating with cross - functional teams to ensure optimal heat management and system performance.