Graphic Designer creating marketing materials for OC Transpo. Responsible for designs related to public transport services and brand identity.
About the role
- Senior Physical Design Engineer at Intel focusing on clock architecture and design methodologies for innovative technology solutions. Collaborating with design teams to achieve performance and power goals in silicon design.
Responsibilities
- Defines and develops physical clock architecture, drives clocking designs, and creates clocking methodologies and guidelines for IPs or SoCs.
- Designs new clocks modules and circuit solutions and implements solutions that meet security and safety compliance for IP or SoC clocking.
- Defines SoC or subsystem level clocking targets and drives design teams to achieve these objectives as required.
- Build simulation models, drives physical implementation, conducts clock analysis, and supports power grid methodologies and implementation.
- Creates scalable flows for clocking infrastructure for better performance and power in the design.
- Interacts with architecture and IP/SoC design teams to understand clocking requirements and help them in deciding the right clock distribution methodology based on power and performance requirements.
Requirements
- Bachelor's Degree in Computer or Electrical Engineering or related field with 6+ years of relevant experience -OR- a Master’s Degree in Computer or Electrical Engineering or related field with 4+ years of relevant experience -OR- PhD in Computer or Electrical Engineering with 2+ years of relevant experience
- 2+ years of experience in synthesis, place and route static timing analysis using Primetime tools, DFT flows, and low power design
- Experience in Fusion Compiler and clock distribution tools such as Clock Builder.
- Experience as technical leader of SOC/ASIC designs responsible for planning design and physical convergence of SoC clock distribution.
Benefits
- competitive pay
- stock
- bonuses
- health
- retirement
- vacation
Job title
Job type
Experience level
Salary
Degree requirement
Location requirements
Junior IC Design Engineer at Swave Photonics, contributing to holographic chip design and characterization. Engaging in analog and mixed - signal circuit design, verification, and testing.
Group Head of Organisation Design leading strategic foundation for Human Capital at Old Mutual Group. Responsible for organisation design disciplines to align with Group strategy and effectiveness.
Senior Interaction Designer creating user - friendly and accessible web applications for Clearwater Analytics. Collaborating with teams to integrate AI and enhance user experiences in financial services.
Game Designer creating engaging casual games for Arkadium, collaborating with cross - functional teams and driving innovation in game design. Overseeing prototyping and game design interns in a fast - paced environment.
Workplace Experience Associate improving colleague experience through insight and technology at Lloyds Banking Group. Collaborating across teams to design and deliver exceptional workplace experiences.
Designer creating General & Pressure Parts for Power Plants at Wood. Extensive experience required in Power Plants industry with a hybrid work structure in Madrid.
Class A Surface Designer at Ford, leading surface design processes and team collaboration for automotive innovations in Brazil.
Senior Electrical Designer providing engineering support through extensive knowledge of electrical design principles. Leading projects in the renewable and energy sectors at Wood.
Junior Designer creating digital and social media assets for Cosmopolitan magazine. Collaborating with design team and content creators to produce high - quality visual content.