Senior Principal Mechanical Engineer at Northrop Grumman focusing on design solutions for the Sentinel program. Involves cross - team collaboration and technical expertise in engineering.
About the role
- Senior Physical Design Engineer for GPU and ASIC physical designs. Collaborating with global teams to innovate in hardware security and power management solutions.
Responsibilities
- Work as part of a global circuits team alongside custom circuit designers and custom mask designers to deliver physical designs of innovative circuits for hardware security, adaptive clocking, and power management solutions.
- Responsible for all aspects of physical design and implementation of custom macros for GPU and other ASICs targeted at the desktop, laptop, workstation, and mobile markets.
- Lead all custom circuit IP level PD activities for the macros assigned to you.
- Drive the physical implementation of custom mixed signal IPs using industry standard tools and novel custom AI automated place and route tools.
- Participate in establishing physical design methodologies, flow automation, floorplan, power/clock distribution, custom IP P&R, and timing closure.
- PD activities include floor plans, abstract view generation, RC extraction, PNR, STA, EM,IR DROP, DRCs & schematic to layout verification.
- Work in collaboration with design team to address design challenges.
Requirements
- BSEE (MSEE preferred) or equivalent experience.
- 6+ years of experience in large VLSI physical design implementation on 5nm, 4nm and/or 3nm technology.
- Successful track record of delivering designs to production is a requirement.
- Good understanding of the RTL2GDSII concepts related to synthesis, place & route, CTS, timing convergence, layout closure.
- Good knowledge and experience in Block-level Floor-planning and Physical verification.
- Working experience with tools like ICC2/Innovus, Primetime/Tempus etc used in the RTL2GDSII implementation.
- Strong knowledge and experience in standard place and route flows ICC2/Synopsys and Innovus/Cadence flows preferred.
- Well versed with timing constraints, STA, and timing closure.
- Good automation skills in Python, PERL, TCL, tool specific scripting on one of the industry leading Place & Route tools.
- Proficiency using Perl, Tcl, Make scripting is preferred.
Benefits
- equity
- benefits
Job title
Job type
Experience level
Salary
Degree requirement
Tech skills
Location requirements
Staff Mixed - Signal Design Engineer developing ADC, DAC, and SerDes PHY subsystems. Collaborate to design transistor - level mixed - signal circuits and conduct effective design reviews.
Principal Mixed - Signal Design Engineer developing ADC, DAC, and SerDes PHY subsystems for SoC IC products. Leading the design and implementation of mixed - signal integrated circuits in a global semiconductor company.
Principal Mixed - Signal Design Engineer developing ADC, DAC, and SerDes PHY subsystems for advanced SoC products. Working with leading technologies in a top semiconductor company.
Principal RF Design Engineer developing radar receiver, exciter, and transmitter products at Raytheon. Focused on RF / Microwave system theory and design, working onsite in Massachusetts.
Electrical Engineer II developing reliable power distribution equipment for Qualdoc Staffing. Collaborating cross - functionally to ensure product quality and performance with hybrid/remote flexibility.
Senior Electronics Design Engineer at Rolls - Royce responsible for circuit design and development for control systems. Collaborating in project teams to drive innovation in electronics for aerospace applications.
Senior Mechanical Engineer at Beca, delivering mechanical and piping designs for industrial projects. Collaborating with diverse teams in multiple sectors including food, beverage, and energy.
Lead civil and structural engineering initiatives at Rolls - Royce's SMR project, ensuring safety, quality, and innovation. Collaborate with multidisciplinary teams to deliver robust engineering solutions.
Senior Mask Layout Design Engineer performing physical layouts for high - speed mixed - signal circuit designs at NVIDIA. Collaborating with ASIC and mixed - signal engineers on groundbreaking sub - micron CMOS technologies and Cadence tools.