SoC Physical Design Engineer implementing cutting edge ASICs for Network Infrastructure Optical Network group. Focusing on design flows and methodologies optimized for power and performance.
Responsibilities
Perform physical implementation steps including floor planning, place and route, power/clock distribution, physical verification and timing closure at block level as well as full chip
Work with logic designers & Hardware team to drive feasibility studies and explore design trade-off for physical design closure
Perform technical evaluations of IP vendors, process nodes and provide recommendations
Develop physical design methodologies and automation scripts for various implementation steps from Synthesis to GDSII
Perform static timing analysis, create timing constraints and validation, critical path analysis, timing closure and timing sign-off
Requirements
7+ years of experience in ASIC physical design flow and methodologies in 3/5 and 7nm process nodes
Has solid knowledge of full design cycle from RTL to GDSII and understanding of underlaying concepts of IC design, implementation flows and methodologies for deep submicron design
Experience with EDA Place & Route tools like Fusion Compiler or Innovus or similar tools and Timing tools like Primetime or similar
Scripting experience in TCL, python or Perl
Candidates must have a bachelor's degree or higher in Electrical/Electronics and Communication/VLSI/Microelectronics with very good academics.
Mechanical Design Engineer responsible for designing gimbal camera units and collaborating with cross - functional teams. Ensures mechanical - electrical integration and delivers reliable, manufacturable solutions.
Senior Mechanical Engineer focusing on mechanical design, collaborating with global teams in product development at Fluke. Engaging in plastic part design and ensuring manufacturability and compliance.
Senior Mechanical Engineer providing technical expertise in mechanical handling systems at Babcock. Leading design consultancy projects vital for national security with hybrid working.
EWIS Senior Engineer designing components for electrical interconnection systems. Supporting development and validation activities while mentoring junior engineers in aerospace technology.
Design Engineer responsible for electrical design in power generation and healthcare projects. Leading a team and ensuring quality standards at DAR Engineering in Saudi Arabia.
Design Engineer, Civil at DAR Engineering responsible for leading subordinates and ensuring project quality. Specializes in power generation and high rise buildings in Saudi Arabia.
Physical Design Engineer at NVIDIA focusing on physical design of high - speed communication devices. Collaborating on challenging designs and resolving technical issues in chip development.
Senior RF Design Engineer developing Radar Receiver and Exciter products for defense. Involves design, optimization, and production transition support with interdisciplinary team collaboration.
Senior Principal RF Design Engineer developing Radar Receiver, Exciter, and Transmitter products at Raytheon. Working on architecture development, hardware design, and interdisciplinary team collaboration.
Principal RF Design Engineer at Raytheon focusing on RF design and development for defense technology. Collaborating on the next generation of Radar Receiver, Exciter, and Transmitter products.