IC Design Engineer implementing new technologies for various consumer devices and Satellite projects. Involves high - voltage ASIC design with a focus on physical implementation and verification.
About the role
- IP Logic Design Engineer developing cutting-edge IPs at Intel for data centers. Designing microarchitecture and ensuring integration quality for innovative server processors.
Responsibilities
- define, document and design the microarchitecture of IP blocks and subsystems
- own the register transfer level (RTL) development for the IP block and implement the specification for logic components
- ensure quality of design through clean design partitioning, clear microarchitectural documentation, reviewing RTL design and verification of features
- apply various strategies, tools and methods to write RTL and optimize logic to qualify the design to meet power, performance, area, and timing goals
- deliver microarchitecture specifications (MAS) document along with detailed clear block diagram, signal level description, clocking details, power and timing requirements
- review the verification plan and implementation to ensure design features are verified correctly
- support SoC customers to ensure high quality integration and verification of the IP block
- drive quality assurance compliance for smooth IP to SoC handoff
- support post-silicon activity to enable various features
Requirements
- Bachelor's Degree or Master's Degree in Electrical, Electronics or Computer Engineering
- 5+ years of experience in IP design for SoC or ASIC products
- experience in chip design with familiarity of the entire development flow from definition to tape-out
- experience in high-speed I/O protocols (e.g., PCIe, CXL, Ethernet, proprietary interconnects)
- experience with protocol conversion and coherency management between different domains (I/O and memory/coherent fabrics)
- ability to debug and resolve issues across multiple domains (I/O, coherency, ordering)
- hands-on experience with RTL design, simulation, debugging, triaging, running synthesis and timing analysis
- system simulation models and debugging RTL/tests
- experience in high-speed serial link protocols/IPs (PCIe, UPI, CXL, IOMMU etc)
- experience in computer architecture and PCIe, UPI, CXL, IOMMU, Cache Coherency protocols
- strong skills in interpreting and contributing to technical specifications
Benefits
- competitive pay
- stock bonuses
- health
- retirement
- vacation
Job title
Job type
Experience level
Salary
Degree requirement
Location requirements
Mechanical Engineer developing next generation sensors at Leonardo. Delivering mechanical engineering solutions and supporting product development through engineering lifecycle.
Mechanical Design Engineer at Northrop Grumman responsible for coordinating designs and developing mechanical solutions. Engaging in design reviews and working with integrated product teams in aerospace projects.
Electrical Power Design Engineer supporting development and sustainment of power systems in a collaborative engineering environment. Involved in hands - on design from concept through testing and manufacturing.
Mechanical Design Engineer implementing product designs and improvements for cryogenic pumps and systems in the clean energy sector.
Water Resources Design Engineer involved in water and wastewater infrastructure projects for CP Engineers. Focusing on design compliance, technical documentation, and cross - disciplinary collaboration.
Water Resources Design Engineer at CP Engineers working on water and wastewater infrastructure projects. Collaborating with teams and ensuring compliance with industry standards and regulations.
Senior Silicon Photonic Design Engineer designing and simulating silicon photonic integrated circuits for high - speed optical communication systems at Coherent Corp. Collaborating with multidisciplinary teams to drive innovations in photonic technology.
RFIC Design Engineer at Nokia designing high - speed drivers and trans - impedance amplifiers for optical communication. Collaborating with cross - functional teams to innovate and enhance communication infrastructure in the tech industry.
Senior Mechanical Engineer designing and analyzing electro - opto - mechanical systems at ZEISS. Involves project management, system analysis, and cross - functional collaboration for product development.