Senior Principal Mechanical Engineer at Northrop Grumman focusing on design solutions for the Sentinel program. Involves cross - team collaboration and technical expertise in engineering.
About the role
- FPGA Design Engineer developing next-generation cybersecurity products within a multidisciplinary engineering team. Ensuring performance, reliability, and security in secure data communication solutions.
Responsibilities
- Design and implementation of **advanced hardware logic** using FPGA and/or ASIC technologies
- Contribution across the **full product lifecycle**, including:
- Concept and technology studies
- Architecture and detailed design
- Development and integration
- Verification, documentation, and product release
- Collaboration with cross-functional teams to support system-level integration
- Opportunity to broaden your expertise into areas such as:
- FPGA verification
- Electronics design
- Software or system-level development
- Onboarding & Professional DevelopmentYou will be assigned a **dedicated mentor** when you join, ensuring a structured onboarding process and smooth integration into the team. The role offers strong opportunities for continuous development within FPGA engineering and advanced cybersecurity-focused systems.
Requirements
- Extensive experience in **FPGA and/or ASIC design or verification**
- Strong background in:
- **Synthesis and implementation** for FPGA/ASIC
- **RTL design and verification** using SystemVerilog and/or VHDL
- **IP block design and integration**
- Ability to work effectively across complex, multidisciplinary systems
- Experience with **UVM-based verification**
- Top-level or system integration experience
- Familiarity with **CI/CD workflows** in hardware development
- Experience using **Git or similar version control systems**
- Scripting skills (e.g. Python, TCL, Bash, Perl, or similar)
Job title
Job type
Experience level
Salary
Not specified
Degree requirement
Tech skills
Location requirements
Staff Mixed - Signal Design Engineer developing ADC, DAC, and SerDes PHY subsystems. Collaborate to design transistor - level mixed - signal circuits and conduct effective design reviews.
Principal Mixed - Signal Design Engineer developing ADC, DAC, and SerDes PHY subsystems for SoC IC products. Leading the design and implementation of mixed - signal integrated circuits in a global semiconductor company.
Principal Mixed - Signal Design Engineer developing ADC, DAC, and SerDes PHY subsystems for advanced SoC products. Working with leading technologies in a top semiconductor company.
Principal RF Design Engineer developing radar receiver, exciter, and transmitter products at Raytheon. Focused on RF / Microwave system theory and design, working onsite in Massachusetts.
Electrical Engineer II developing reliable power distribution equipment for Qualdoc Staffing. Collaborating cross - functionally to ensure product quality and performance with hybrid/remote flexibility.
Senior Electronics Design Engineer at Rolls - Royce responsible for circuit design and development for control systems. Collaborating in project teams to drive innovation in electronics for aerospace applications.
Senior Mechanical Engineer at Beca, delivering mechanical and piping designs for industrial projects. Collaborating with diverse teams in multiple sectors including food, beverage, and energy.
Lead civil and structural engineering initiatives at Rolls - Royce's SMR project, ensuring safety, quality, and innovation. Collaborate with multidisciplinary teams to deliver robust engineering solutions.
Senior Mask Layout Design Engineer performing physical layouts for high - speed mixed - signal circuit designs at NVIDIA. Collaborating with ASIC and mixed - signal engineers on groundbreaking sub - micron CMOS technologies and Cadence tools.