Contributing to QHSE management improvement and optimizing business processes at renewable energy company. Collaborating with the QHSE team and ensuring compliance with quality and safety standards.
About the role
- Verification Engineer at NVIDIA responsible for creating UVM test benches for automotive chips. Collaborating with cross-functional teams to enhance testing methodologies and ensure high-performance verification.
Responsibilities
- Responsible for creation of "state of the art" UVM based verification test benches and methodologies to verify complex IP's and Sub-systems.
- Work on System level verification using C/C++.
- Architect the testbenches and craft verification environment using UVM methodology.
- Define test plans, tests and verification infrastructure for modules, clusters and systems.
- Build efficient and reusable bus functional models, monitors, checkers and scoreboards.
- Implement functional coverage and own verification closure.
- Work with architects, designers, FPGA and post-silicon teams to ensure that your unit is robust.
Requirements
- BTech/MTech with 4+ years of experience in verification closure of complex Unit, Sub-system or SOC level verification
- CPU verification, Memory controller verification, Interconnect verification, High Speed IO verification (UFS/PCIE/XUSB)
- 10G/1G Ethernet MAC and Switch Bus protocols (AXI/APB)
- System functions like Safety, Security, Virtualization and sensor processing
- Experience in the latest verification methodologies like UVM/VMM
- Exposure to industry standard verification tools for simulation and debug is a requirement
- Exposure to Formal verification would be excellent
- Good debugging and analytical skills.
- Good interpersonal skills, ability to work as an excellent teammate with excellent communication skills to collaborate with cross-cultural teams and work in a matrix organization
Benefits
- Highly competitive salaries
- Comprehensive benefits package
Job title
Job type
Experience level
Salary
Not specified
Degree requirement
Location requirements
Project Engineer at Novartis handling critical site and global engineering projects and ensuring GMP compliance. Collaborating with cross - functional teams to solve complex engineering challenges.
Senior Emulation Engineer developing complex multi - chiplet CPUs at SiPearl. Leading teams and driving emulation strategies for high - performance computing.
Commissioning Engineer commissioning Security Systems such as Intruder Alarms at Johnson Controls. Focused on providing exceptional customer service and working within a high performing team.
Process Engineer at Anglian Water designing and optimizing water and wastewater treatment systems. Collaborating across teams to ensure compliance and safety in engineering solutions.
PDK Engineer working with cross - functional teams at Pragmatic Semiconductor. Focusing on the design, development, maintenance, and testing of Process Design Kits in Cambridge.
Senior Manager developing scalable workflow - driven solutions for enterprise platforms at State Street. Collaborating with cross - functional teams to ensure performance and reliability in complex business processes.
Microsoft Purview Engineer at Musco Sports Lighting enhancing data governance and compliance solutions. Collaborating with IT teams and managing data classification, retention, and compliance standards.
Project Engineer for Musco designing custom lighting solutions and ensuring project specifications in Oskaloosa, IA. Requires collaboration with internal and external stakeholders to meet client technical needs.
Senior Conveyor Engineer leading installation and operational activities of conveyor equipment in GM facilities. Overseeing projects while collaborating with internal teams and external partners at multiple plants.