DFT Engineer in mixed-signal audio team at Cirrus Logic. Responsibilities include test planning, logic generation, and improving test coverage for industry-leading audio products.
Responsibilities
Work within a collaborative team environment to define, implement, and review DFT features.
You will generate, insert, and verify Memory BIST logic.
Perform scan insertion and ATPG pattern generation.
Help develop and review DFT timing and equivalence checking constraints.
Perform MBIST and ATPG pattern verification with gate level simulations.
Identify and improve any test coverage gaps.
Perform test cost planning and analysis.
Deliver MBIST and ATPG patterns to the product test group and support silicon bringup on the ATE.
Requirements
MSEE with 2+ years of experience or BS with relevant industry experience.
Possess strong hands on working knowledge on ASIC DFT design and verification.
Experience in industry standard EDA tools for DFT such as FastScan, TestKompress, TetraMAX, Test Compiler etc.
Experience with Verilog, System Verilog, or VHDL.
Understanding of low power test techniques and architectures.
Knowledge of scripting languages such as Perl, Python, or TCL.
Experience with synthesis, static timing analysis, and developing timing constraints.
Strong oral and written communication skills.
Experience with flows and automation.
Work independently as well as part of a team.
Have a curious and inquiring mind with the commitment to follow through on getting answers.
Experience with debugging and root causing silicon problems.
Benefits
Cirrus Logic strives to select the best qualified applicant for any opening.
Different approaches, ideas and points of view are both valued and respected. Employment decisions are made on the basis of job-related criteria without regard to race, color, religion, sex, national origin, age, protected veteran or disabled status, genetic information, or any other classification protected by applicable law.
Senior Data Engineer specializing in Governance and Legacy System Decommissioning at CI&T. Ensuring safe transition to our Data Lakehouse while working with stakeholders in delivering performance improvements.
Associate Transmission Line Engineer providing design and project support for T&D projects at Leidos. Working in a team atmosphere with flexible work arrangements and career development opportunities.
VAPT Engineer with 2 - 4 years of experience in penetration testing for web and mobile applications. Analyze systems vulnerabilities and implement security best practices at RIB.
Engineer 2, Labelling Assurance coordinating development and implementation of product labels and manuals at Cook Medical. Collaborating with various teams for timely execution of projects.
Nutanix AHV Virtualization Engineer contributing to virtualization strategy and implementation. Collaborating closely with engineering teams on Nutanix AHV infrastructure projects.
Process Engineer designing engineering solutions for manufacturing processes at HP. Collaborates with teams to achieve production standards and develop innovative solutions.
Distribution Engineer IV at Milhouse Engineering responsible for planning, design, and execution of electrical distribution systems. Ensuring safe, reliable, and efficient power delivery while providing technical leadership and project management.
Senior Distribution Engineer managing planning, design, and execution of electrical distribution systems for Milhouse Engineering. Collaborating with teams for safe and efficient power delivery.
Data Engineer integrating into SiDi team in Campinas, focused on developing machine learning models for embedded devices. Collaborating with global teams in a hybrid work environment.